

L Number	Hits	Search Text	DB	Time stamp
1	11192	CMOS and layout	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 08:57
2	737	unit adj wiring	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 08:58
3	6	(CMOS and layout) and (unit adj wiring)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:00
4	15	(CMOS and layout) and symmetrical	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:15
5	236	257/69.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:16
6	43	(CMOS and layout) and 257/69.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:38
7	21268	PMOS and NMOS	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:38
8	3790	(PMOS and NMOS) and layout	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:39
9	2	((PMOS and NMOS) and layout) and (unit adj wiring)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:45
10	826	((PMOS and NMOS) and layout) and optimi\$7	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:50
11	590	((((PMOS and NMOS) and layout) and optimi\$7) and region	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:52
12	1351406	"12" and metal	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003 03.13 09:52

13	444	((((PMOS and NMOS) and layout) and optimi\$7) and region) and metal	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:53
14	375	(((((PMOS and NMOS) and lay out) and optimi\$7) and region) and metal) and logic	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003.03.13 09:54
15	12	(((((PMOS and NMOS) and layout) and optimi\$7) and region) and metal) and logic) and symetrical	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:55
16	371	(((((PMOS and NMOS) and layout) and optimi\$7) and region) and metal) and logic) and well	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 09:57
17	186	((((((PMOS and NMOS) and layout) and optimi\$7) and region) and metal) and logic) and well) and die	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 11:46
18	11	"5146117"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/03/13 11:46



## Active

- ☒ L1: (11192) CMOS and layout
- ☒ L2: (737) unit adj wiring
- ☒ L3: (6) 1 and 2
- ☒ L4: (15) 1 and symmetrical
- ☒ L5: (236) 257/69.ccls.
- ☒ L6: (43) 1 and 5
- ☒ L7: (21268) PMOS and NMOS
- ☒ L8: (3790) 7 and layout
- ☒ L9: (2) 8 and 2
- ☒ L10: (826) 8 and optimi\$7
- ☒ L11: (590) 10 and region

Search [ ] Browse Queue Clear

DBs: USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM\_TDB

☐ Plurals

Default operator: OR

☒ Highlight all hit terms initially

"5146117"


BRS form IS&amp;R form Image Text HTML

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6294816 B1	20010925	10	Secure integrated circuit	257/368	257/369;
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6255908 B1	20010703	18	Temperature compensated and	330/149	257/659;
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6173436 B1	20010109	10	digitally controlled amplitude and pha	716/19	330/145
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6064110 A	20000516	12	Standard cell power-on-reset circuit	257/652	716/1;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 5973375 A	19991026	16	Digital circuit with transistor geometry	257/399	716/11
6	<input type="checkbox"/>	<input type="checkbox"/>	US 5930663 A	19990727	12	and channel stops providing camoufl	257/399	257/204;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 5866933 A	19990202	10	Camouflaged circuit structure with	257/399	257/376;
						step implants	257/399	257/648;
						Digital circuit with transistor geometry	257/399	257/E27.009;
						and channel stops providing camoufl	257/399	257/390;
						Integrated circuit security system and	257/368	257/E27.009;
						method with implanted interconnectio	257/368	257/369;

Hits Details HTML

Ready

NUM



- ☒ L9: (2) 8 and 2
- ☒ L10: (826) 8 and optimi\$7
- ☒ L11: (590) 10 and region
- ☒ L12: (1351406) "12" and metal
- ☒ L13: (444) 11 and metal
- ☒ L14: (375) 13 and logic
- ☒ L15: (12) 14 and symetrical
- ☒ L16: (371) 14 and well
- ☒ L17: (186) 16 and die
- ☒ L18: (11) "5146117"

- ☒ Failed

☒ (27) (((semiconductor and gate) and isotropic) and (1

DBs: USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM\_TDB

☐ Plurals

Default operator: OR

☒ Highlight all hit terms initially

"5146117"

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6294816 B1	20010925	10	Secure integrated circuit	257/368	257/369;
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6255908 B1	20010703	18	Temperature compensated and	330/149	257/659;
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6173436 B1	20010109	10	digitally controlled amplitude and pha		330/145
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6064110 A	20000516	12	Standard cell power-on-reset circuit	716/19	716/1;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 5973375 A	19991026	16	Digital circuit with transistor geometry	257/652	716/11
6	<input type="checkbox"/>	<input type="checkbox"/>	US 5930663 A	19990727	12	and channel stops providing camoufl		257/204;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 5866933 A	19990202	10	Camouflaged circuit structure with	257/399	257/376;
						step implants		257/648;
						Digital circuit with transistor geometry	438/598	257/E27.009;
						and channel stops providing camoufl		257/390;
						Integrated circuit security system and	257/368	257/E27.009;
						method with implanted interconnectio		257/369;

Ready

NUM